ENC28J60 Ethernet SPI Adapter RJ45 IEEE 802.3 MAC 10BASE-T PHY 3.3V

ENC28J60 Ethernet SPI Adapter Modules © androegg

ENC28J60 Standard Ethernet SPI Adapter Module © androegg

ENC28J60 Mini Ethernet SPI Adapter Module © androegg

• Standard Version 56,0 x 34,0 mm
• Mini Version 48,7 x 18,6 mm

Der Ethernet SPI Adapter basiert auf dem ENC28J60 von Microchip.

Der ENC28J60 ist ein eigenständiger Ethernet-Controller mit einer seriellen Peripherieschnittstelle (SPI).

Der ENC28J60 adaptiert eine Ethernet Schnittstelle auf eine auf eine MCU mit SPI Schnittstelle.

Der ENC28J60 erfüllt alle IEEE 802.3-Spezifikationen. Er verfügt über eine Reihe von Paketfiltern Schemata zur Begrenzung eingehender Pakete. Ferner verfügt der ENC28J60 über ein internes DMA-Modul für optimalen Datendurchsatz, sowie hardwaregestützte Prüfsummenberechnung etwaiger Netzwerkprotokolle.

Die Kommunikation mit dem Host-Controller erfolgt über einen Interrupt-Pin mit Taktraten von bis zu 20 MHz.

ENC28J60 Ethernet Adapter

Der ENC28J60 erlaubt Spannungsversorgungen von 3,3V.

The ENC28J60 Ethernet to SPI Adapter is in 2 versions available

• Standard Version 56 x 34 mm
• Mini Version 48.7 x 18.6 mm

The Ethernet to SPI Adapter is based on ENC28J60 IC from Microchip.

The ENC28J60 is a stand-alone Ethernet controller with an industry standard Serial Peripheral Interface (SPI).

It is designed to serve as an Ethernet network interface for any controller equipped with a SPI Interface.

The ENC28J60 meets all of the IEEE 802.3 specifications. It incorporates a number of packet filtering schemes to limit incoming packets.

It also provides an internal DMA module for fast data throughput and hardware assisted checksum calculation, which is used in various network protocols.

Communication with the host controller is implemented via an interrupt pin and the SPI Interface , with clock rates of up to 20 MHz.

.

ENC28J60 Ethernet Adapter

The ENC28J60 supports 3.3V Power Supply.

ENC28J60 Ethernet to SPI Adapter Features:

• IEEE 802.3 compatible Ethernet controller
• Integrated MAC and 10BASE-T PHY
• Supports one 10BASE-T port with automatic polarity detection and correction
• Supports Full and Half-Duplex modes
• Programmable automatic retransmit on collision
• Programmable padding and CRC generation
• Programmable automatic rejection of erroneous packets
• SPI Interface with clock speeds up to 20 MHz
• 8-Kbyte transmit/receive packet dual port SRAM
• Configurable transmit/receive buffer size
• Hardware-managed circular receive FIFO
• Byte-wide random and sequential access with auto-increment
• Internal DMA for fast data movement
• Hardware assisted checksum calculation for various network protocols
• Supports Unicast, Multicast and Broadcast packets
• Programmable receive packet filtering and wake-up host on logical AND or OR of the following:
  – Unicast destination address
  – Multicast address
  – Broadcast address
  – Magic Packet™
  – Group destination addresses as defined by 64-bit hash table
  – Programmable pattern matching of up to 64 bytes at user-defined offset
• Six interrupt sources and one interrupt output pin
• 25 MHz clock input requirement
• Clock out pin with programmable prescaler
• Operating voltage of 3.1V to 3.6V (3.3V typical)
• 5V tolerant inputs