2 Stk. pcs. CD4013BE D-Type positiv Edge-triggered FLIP-FLOP DIP14

1,68 

2 Stk. pcs. CD4013BE D-Type positiv Edge-triggered FLIP-FLOP low Power Schottky DIP14 IC

Lieferzeit: sofort

10 vorrätig

Beschreibung

2 Stk. pcs. CD4013BE D-Type positiv Edge-triggered FLIP-FLOP low Power Schottky DIP14 IC

2 pcs. Dual Edge-triggered Flip-Flop DIP14 IC © androegg

our professional IC Shipment method © androegg

2 Stück Dual D-Type wie folgt verfügbar:

  • 2 Stück CD4013BE CMOS Dual D-Type FLIP-FLOP im DIP14 IC Gehäuse

 

Unser Versand erfolgt

  •  SCHNELL, als Briefsendung (nicht als Warensendung)
  • ESD geschützt, eingeschweißt in ESD Folie
  • geschützte Pins, durch Schaumstoff Polsterung
  • im Versandkarton, nicht lose im Luftpolsterkuvert

 

2 pcs. Dual D-Type IC available as

  • 2 pcs. CD4013BE CMOS Dual D-Type FLIP-FLOP DIP14 package

 

Our shipment is

  •  FAST, registered mail(not Economy Shipping)
  • ESD protected, shrink wrapped in ESD Foil
  • PROTECTED Pins, foam cushioning
  • SAVE in cardboard box, not unprotected in a air cushion enveleope

SN74LS74 Dual FLIP-FLOP IC Features:

The 74LS74 dual edge-triggered flip-flop utilizes Schottky TTL circuitry to produce high speed D-type flip-flops. Each flip-flop has individual clear and set inputs, and also complementary Q and Q outputs. Information at input D is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the HIGH or the LOW level, the D input signal has no effect.

  • working voltage from 4.75-5.25V

 

CD4013BE Dual FLIP-FLOP IC Features

  • Asynchronous Set-Reset Capability
  • Static Flip-Flop Operation
  • Medium-Speed Operation: 16 MHz (Typical) Clock Toggle Rate at 10-V Supply
  • Standardized Symmetrical Output Characteristics
  • Maximum Input Current Of 1-µA at 18 V Over Full Package
  • Temperature Range: – 100 nA at 18 V and 25°C
  • Noise Margin (Over Full Package Temperature Range): – 1 V at VDD = 5 V – 2 V at VDD = 10 V – 2.5 V at VDD = 15 V

Zusätzliche Informationen

Das könnte dir auch gefallen …

Anmelden