

TXS0108E Logic Level Converter Kit

Technical Informations: 2
- Features: 2
- Dimensions: 2
- Pin Table: 3
- Pinout Schematic 4

Technical Informations:

This 8-bit non-inverting translator uses two separate configurable power-supply rails. The A port tracks the VCCA pin supply voltage. The VCCA pin accepts any supply voltage between 1.2 V and 3.6 V. The B port tracks the VCCB pin supply voltage. The VCCB pin accepts any supply voltage between 1.65 V and 5.5 V. Two input supply pins allows for low Voltage bidirectional translation between any of the 1.2 V, 1.8 V, 2.5 V, 3.3 V, and 5 V voltage nodes. The output-enable (OE) input is low, all outputs are placed in the high-impedance (Hi-Z) state. The OE Pin is connected to GND through a 1 KΩ pull-down resistor.

Features:

- ✓ No Direction-Control Signal Needed
- ✓ • Maximum Data Rates
- ✓ – 110 Mbps (Push Pull)
- ✓ – 1.2 Mbps (Open Drain)
- ✓ • 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B
- ✓ Port (VCCA ≤ VCCB)
- ✓ • No Power-Supply Sequencing Required – Either
- ✓ VCCA or VCCB Can Be Ramped First
- ✓ • Latch-Up Performance Exceeds 100 mA Per

Dimensions:

length	26 mm
width	15.5 mm
height	12 mm

Pin Table:

PIN	PIN-NO	ZXY	TYPE	Description
A1	1	B1	I/O	Input/output 1. Referenced to V_{CCA}
A2	3	A2	I/O	Input/output 2. Referenced to V_{CCA}
A3	4	B2	I/O	Input/output 3. Referenced to V_{CCA}
A4	5	A3	I/O	Input/output 4. Referenced to V_{CCA}
A5	6	B3	I/O	Input/output 5. Referenced to V_{CCA}
A6	7	A4	I/O	Input/output 6. Referenced to V_{CCA}
A7	8	B4	I/O	Input/output 7. Referenced to V_{CCA}
A8	9	A5	I/O	Input/output 8. Referenced to V_{CCA}
B1	20	C1	I/O	Input/output 1. Referenced to V_{CCB}
B2	18	D2	I/O	Input/output 2. Referenced to V_{CCB}
B3	17	C2	I/O	Input/output 3. Referenced to V_{CCB}
B4	16	D3	I/O	Input/output 4. Referenced to V_{CCB}
B5	15	C3	I/O	Input/output 5. Referenced to V_{CCB}
B6	14	D4	I/O	Input/output 6. Referenced to V_{CCB}
B7	13	C4	I/O	Input/output 7. Referenced to V_{CCB}
B8	12	D5	I/O	Input/output 8. Referenced to V_{CCB}
GND	11	C5	S	Ground
OE	10	B5	I	3-state output-mode enable. Pull OE low to place all outputs in 3-state mode, Referenced to V_{CCA}.
V_{CCA}	2	A1	S	A-port supply voltage. $1.2\ V \leq V_{CCA} \leq 3.6\ V$, $V_{CCA} \leq V_{CCB}$.
V_{CCB}	19	D1	S	B-port supply voltage. $1.65\ V \leq V_{CCB} \leq 5.5\ V$.

Pinout Schematic